Scalable multi-core model checking fairness enhanced systems
Rapid development in hardware industry has brought the prevalence of multi-core systems with shared-memory, which enabled the speedup of various tasks by using parallel algorithms. The Linear Temporal Logic (LTL) model checking problem is one of the difficult problems to be parallelized or scaled up...
Saved in:
Main Authors: | LIU, Yang, SUN, Jun, DONG, Jin Song |
---|---|
Format: | text |
Language: | English |
Published: |
Institutional Knowledge at Singapore Management University
2009
|
Subjects: | |
Online Access: | https://ink.library.smu.edu.sg/sis_research/5041 https://ink.library.smu.edu.sg/context/sis_research/article/6044/viewcontent/scalable.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Singapore Management University |
Language: | English |
Similar Items
-
Fair model checking with process counter abstraction
by: SUN, Jun, et al.
Published: (2009) -
Specifying and verifying event-based fairness enhanced systems
by: SUN, Jun, et al.
Published: (2008) -
PAT: Towards flexible verification under fairness
by: SUN, Jun, et al.
Published: (2009) -
Model checking linearizability via refinement
by: LIU, Yang, et al.
Published: (2009) -
On combining state space reductions with global fairness assumptions
by: ZHANG, Shao Jie, et al.
Published: (2011)