Specifying and verifying event-based fairness enhanced systems
Liveness/Fairness plays an important role in software specification, verification and development. Existing event-based compositional models are safety-centric. In this paper, we describe a framework for systematically specifying and verifying event-based systems under fairness assumptions. We intro...
Saved in:
Main Authors: | SUN, Jun, LIU, Yang, DONG, Jin Song, WANG, Hai H. |
---|---|
Format: | text |
Language: | English |
Published: |
Institutional Knowledge at Singapore Management University
2008
|
Subjects: | |
Online Access: | https://ink.library.smu.edu.sg/sis_research/5048 https://ink.library.smu.edu.sg/context/sis_research/article/6051/viewcontent/Specifying_and_Verifying_Event_Based_Fairness_Enhanced_Systems.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Singapore Management University |
Language: | English |
Similar Items
-
Fair model checking with process counter abstraction
by: SUN, Jun, et al.
Published: (2009) -
Scalable multi-core model checking fairness enhanced systems
by: LIU, Yang, et al.
Published: (2009) -
On combining state space reductions with global fairness assumptions
by: ZHANG, Shao Jie, et al.
Published: (2011) -
PAT: Towards flexible verification under fairness
by: SUN, Jun, et al.
Published: (2009) -
Symbolic model-checking of stateful timed CSP using BDD and digitization
by: NGUYEN, Truong Khanh, et al.
Published: (2012)