Using simulation for the validation of high level specifications of control systems
In this paper, we present a methodology for modeling real-time systems using high level specification DECM (discrete event calculus model) and DEVS formalisms. In this methodology, the control system is specified by the way of a DECM user language description. This formal specification is automatica...
Saved in:
Main Authors: | Jumpamule W., Paillet J.-L., Giambiasi N. |
---|---|
格式: | Article |
語言: | English |
出版: |
2014
|
在線閱讀: | http://www.scopus.com/inward/record.url?eid=2-s2.0-0346361546&partnerID=40&md5=b18e4f7822f40c0683ca0fe19fe639c8 http://cmuir.cmu.ac.th/handle/6653943832/5724 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Chiang Mai University |
語言: | English |
相似書籍
-
The validity and incremental validity of knowledge tests, low-fidelity simulations, and high-fidelity simulations for predicting job performance in advanced-level high-stakes selection
由: LIEVENS, Filip, et al.
出版: (2011) -
BSN simulator: Optimizing application using system level simulation
由: Cutcutache, I., et al.
出版: (2013) -
Detection of LiveLock in BPMN using process expression
由: Tantitharanukul N., et al.
出版: (2017) -
Computer simulation of electric field level for design of high-voltage systems
由: Ang, Daniel Chin Chye
出版: (2011) -
Inferring Class Level Specifications for Distributed Systems
由: KUMAR, Sandeep, et al.
出版: (2012)