A 1 GHz CMOS analog equalizer for perpendicular magnetic recording

A 1 GHz CMOS analog equalizer for perpendicular magnetic recording

This paper describes the design of a CMOS analog discrete-time equalizer for perpendicular magnetic recording (PMR) read channel. In this design the structure of analog FIR filter that places rotating switch matrix between DAC and multiplier has been proposed. It reduces an accumulative switching er...

Full description

Saved in:
Bibliographic Details
Main Authors: Sukarasut Meksiri, Kasin Vichienchom, Decha Wilairat
Other Authors: King Mongkut's Institute of Technology Ladkrabang
Format: Conference or Workshop Item
Published: 2018
Subjects:
Computer Science
Engineering
Online Access:https://repository.li.mahidol.ac.th/handle/123456789/28983
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Mahidol University
Description
Summary:This paper describes the design of a CMOS analog discrete-time equalizer for perpendicular magnetic recording (PMR) read channel. In this design the structure of analog FIR filter that places rotating switch matrix between DAC and multiplier has been proposed. It reduces an accumulative switching error in analog samples due to rotating switch matrix. A 7-tap filter circuit based on GPR2 target was designed and simulated using TSMC 0.18 μm CMOS process parameters. Simulation results show good agreement with the results of the system level simulation. At 1 GHz sampling frequency the equalizer dissipates 1.5 mW. ©2010 IEEE.

Similar Items