RISC PROCESSOR NICCOLO32 DESIGN AND IMPLEMENTATION
<p align="justify">Reduced instruction set computer (RISC) is a computer architecture that reduces chip complexity by using simpler instructions, which allows high speed operations. RISC keeps instruction size constant, and bans the indirect addressing.<p align="justify"...
Saved in:
Main Author: | OCTAVIANUS (NIM 23204050), KAREL |
---|---|
Format: | Theses |
Language: | Indonesia |
Online Access: | https://digilib.itb.ac.id/gdl/view/10751 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Institut Teknologi Bandung |
Language: | Indonesia |
Similar Items
-
RISC-V processor FPGA implementation
by: Tey, Jing Kai
Published: (2024) -
Radiation hardened RISC-V processor
by: Gu, Haoteng
Published: (2022) -
A Web/Java simulator for RISC processor
by: Ang, Rachel Sue Cheng
Published: (2023) -
Developing secure, ultra-low power RISC processor
by: Lim, Jun Hao
Published: (2017) -
Developing secure, ultra-low power RISC processor
by: Ang, Kai Jun
Published: (2023)