OVERLAY PYNQ-ZL FOR COMPUTER ARCHITECTURE EDUCATION AND SIMULATION PROCESSOR WITH CACHE RISC-V EDITION
The field of computer architecture is growing rapidly due to the emergence of an open source ISA standard called RISC-V [Waterman et al., 2014] which is the fifth generation RISC(Reduced Instruction Set Computer) ISA developed at University of California, Berkeley. There is an array of incentive...
Saved in:
Main Author: | Salomo, Yahwista |
---|---|
Format: | Final Project |
Language: | Indonesia |
Online Access: | https://digilib.itb.ac.id/gdl/view/73294 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Institut Teknologi Bandung |
Language: | Indonesia |
Similar Items
-
DESIGN AND OPTIMIZATION OF RISC-V SOC FOR ACCELERATED Q-LEARNING APPLICATIONS
by: Salomo, Yahwista -
Radiation hardened RISC-V processor
by: Gu, Haoteng
Published: (2022) -
RISC-V processor FPGA implementation
by: Tey, Jing Kai
Published: (2024) -
Educational simulator for analysing pipelined RISC architecture
by: Lim, Di Xiang
Published: (2019) -
A Web/Java simulator for RISC processor
by: Ang, Rachel Sue Cheng
Published: (2023)