DLS7555: Design and characterization of a 555 timer IC using 0.5um CMOS technology
From the typical BJT-based designs of the 555 timer, semiconductor companies have also made CMOS-based designs commercially available which made the device to have high noise immunity and low voltage and current rating as compared to its BJT implemented counterparts. The 555 timers CMOS-based topolo...
Saved in:
Main Authors: | Azares, Danica B., Peñafuerte, Patricia Marie M., Ramos, Romel Victor D. |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
2014
|
Online Access: | https://animorepository.dlsu.edu.ph/etd_bachelors/12132 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
A 555 Timer IC Chaotic Circuit: Chaos in a Piecewise Linear System With Stable but No Unstable Equilibria
by: Peera Niranatlumpong, et al.
Published: (2022) -
A 555 Timer IC Chaotic Circuit: Chaos in a Piecewise Linear System With Stable but No Unstable Equilibria
by: Niranatlumpong P.
Published: (2023) -
Full-custom design and characterization of a phase locked loop - DLS565 using 0.5um CMOS technology
by: Atendido, Kenneth Martin C., et al.
Published: (2014) -
DLS565: Design and characterization of a phase locked loop using 0.5um technology
by: Atendido, Kenneth Martin C., et al.
Published: (2014) -
Implementation of a 1V temperature sensing IC on a 0.18um CMOS process
by: Briones, Juan Gabriel C., et al.
Published: (2013)