CAI for microprocessor architecture and design of RISC architecture
This project entitled CAI FOR MICROPROCESSOR ARCHITECTURE AND DESIGN OF RISC ARCHITECTURE is a web-based educational tool that aims to enhance the knowledge of the user in microprocessor architecture and the design of the Reduced Instruction Set Computer Architecture. This project was developed usin...
Saved in:
Main Authors: | De Vera, Rica Eunice T., Tan, Stephanie Joy L. |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
2007
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etd_bachelors/5019 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
FPGA-based CISC and RISC microprocessor interfacing instructional training module
by: Balboa, Marc Levin Y., et al.
Published: (2009) -
A Full-custom based design of an 8-bit DLX computer architecture
by: Castillo, Gerald Menel B., et al.
Published: (2010) -
Micro-architecture level low power design for microprocessors
by: XIA XIAOXIN
Published: (2010) -
An FPGA based 16-bit RISC microprocessor core architecture
by: Cordero, Sherwin G., et al.
Published: (2006) -
Microprocessor based electrocardiogram
by: Calabig, Joseph, et al.
Published: (1990)