A VHDL implementation of an enhanced reconfigurable arithmetic logic unit implemented in Virtex 4
Reconfigurable computing has been a computing method that further develops the processing speed of the software. It drastically increases the computing speed depending on the implementation and the hardware specifications. It requires manipulation of the hardware configurations in reconfigurable dev...
Saved in:
Main Authors: | Bravo, Christian Benedict, Ignacio, Marianne |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
2011
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etd_bachelors/5131 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
A VHDL implementation of an enhanced reconfigurable arithmetic logic unit implemented in Virtex 4
by: Bravo, Christian Benedict, et al.
Published: (2011) -
VHDL implementation of random number generators
by: Myint Htwe.
Published: (2008) -
A low power design for arithmetic and logic unit
by: NG KAR SIN
Published: (2010) -
Compilation Techniques for Reconfigurable Architectures
by: Cardoso, João M.P., et al.
Published: (2017) -
VHDL IMPLEMENTATION OF THE NOISE REDUCTION SYSTEM
by: SARATHY G.P
Published: (2020)