Design and implementation of a digital integrated circuit for data transfer using VHDL
A final year project is a core module of School of Electrical and Electronic Engineering in partial fulfillment of the requirements for the degree of Bachelor of Engineering. This report details the tasks performed and the experience gained by the author during his final year working on this project...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Final Year Project |
| 語言: | English |
| 出版: |
2013
|
| 主題: | |
| 在線閱讀: | http://hdl.handle.net/10356/53400 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| 機構: | Nanyang Technological University |
| 語言: | English |