FPGA based turbo encoder/decoder using soft output viterbi decoding algorithm
Turbo Codes have gained prominence because of its near channel capacity error correcting capability. Bit streams are encoded by concatenating two parallel convolutional encoders, separated by an interleaver. This results to a code, which when transmitted, achieves a very low (almost zero) bit error...
Saved in:
| Main Author: | |
|---|---|
| Format: | text |
| Language: | English |
| Published: |
Animo Repository
2005
|
| Subjects: | |
| Online Access: | https://animorepository.dlsu.edu.ph/etd_masteral/3336 https://animorepository.dlsu.edu.ph/context/etd_masteral/article/10174/viewcontent/CDTG003973_P.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | De La Salle University |
| Language: | English |