Design and implementation of a low-voltage selectable fractional-order differentiator in a 0.35um CMOS technology
This study focused on the design and implementation of a selectable fractional-order differentiator (FOD) in a 0.35um CMOS technology operated at 1.5-V supply. In comparison with the works of Gonzales et al. [20] that uses generic microcontroller for switching an FOD from one order to the next, this...
Saved in:
Main Author: | Abulencia, Geoffrey L. |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
2014
|
Online Access: | https://animorepository.dlsu.edu.ph/etd_masteral/4721 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
Analog realization of a low-voltage two-order selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L., et al.
Published: (2016) -
Design and implementation of a low-voltage four selectable fractional-order differentiator in a 0.35 μm CMOS technology
by: Abad, Alexander C., et al.
Published: (2018) -
Implementation of BIST for an 8-bit SAR ADC on a 0.35um CMOS process
by: Co, Cherish Queen G., et al.
Published: (2011) -
Experimental modules on integrated circuit design using tanner for 0.25 um, 0.35 um, and 0.5 CMOS process
by: Escano, Ron Alvin V., et al.
Published: (2010) -
CMOS implementation of hysteretic controller fo a DC-to-DC buck converter using 0.35um library
by: Dela Cruz, Arainne Grace O., et al.
Published: (2017)