Branch optimization to improve branch prediction for P6 superpipeline microarchitecture
In superpipeline microarchitecture, the instruction execution cycle is divided into many stages. This type of microarchitecture increases the throughput or the number of instructions executed in a certain time period. But, pipeline stalls due to branch misprediction causes severe degradation in the...
Saved in:
Main Author: | Uy, Roger Luis |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
1999
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etd_masteral/2291 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
Demystifying Intel ® Ivy bridge microarchitecture
by: Uy, Roger Luis
Published: (2013) -
Beyond multi-core: A survey of architectural innovations on microprocessor
by: Uy, Roger Luis
Published: (2014) -
Static profiling of assembly code performance and optimization effectiveness using instructions performed and program latency
by: Cempron, Jonathan Paul C., et al.
Published: (2019) -
MIPSers: MIPS extension release 6 simulator
by: Kho, Nyssa Michelle D., et al.
Published: (2017) -
MIPSers: MIPS extension release 6 simulator
by: Kho, Nyssa Michelle D., et al.
Published: (2017)