Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter
This study focuses on the design of signed 10-bit Delta-Sigma Analog to- Digital Converter (DS-ADC) that can operate at 1.5V supply using 0.35um technology that is normally intended to work at 3.3V. The design has an oversampling ratio (OSR) of 128, a signal bandwidth of 4 KHz, which covers the huma...
Saved in:
Main Authors: | , |
---|---|
Format: | text |
Published: |
Animo Repository
2011
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/faculty_research/12094 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
id |
oai:animorepository.dlsu.edu.ph:faculty_research-13620 |
---|---|
record_format |
eprints |
spelling |
oai:animorepository.dlsu.edu.ph:faculty_research-136202024-02-12T08:09:32Z Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter Abad, Alexander C. Yap, Roderick Y. This study focuses on the design of signed 10-bit Delta-Sigma Analog to- Digital Converter (DS-ADC) that can operate at 1.5V supply using 0.35um technology that is normally intended to work at 3.3V. The design has an oversampling ratio (OSR) of 128, a signal bandwidth of 4 KHz, which covers the human voice bandwidth, and a maximum sampling frequency of 1.024 MHz. The design is composed of a 1st Order Delta-Sigma Modulator and a 2nd Order Cascaded Integrator Comb (CIC) decimation filter as its digital signal processor (DSP). The DS-ADC is characterized and implemented using Tanner tools and LTSpice tool. 2011-01-01T08:00:00Z text https://animorepository.dlsu.edu.ph/faculty_research/12094 Faculty Research Work Animo Repository Analog-to-digital converters Electrical and Electronics |
institution |
De La Salle University |
building |
De La Salle University Library |
continent |
Asia |
country |
Philippines Philippines |
content_provider |
De La Salle University Library |
collection |
DLSU Institutional Repository |
topic |
Analog-to-digital converters Electrical and Electronics |
spellingShingle |
Analog-to-digital converters Electrical and Electronics Abad, Alexander C. Yap, Roderick Y. Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter |
description |
This study focuses on the design of signed 10-bit Delta-Sigma Analog to- Digital Converter (DS-ADC) that can operate at 1.5V supply using 0.35um technology that is normally intended to work at 3.3V. The design has an oversampling ratio (OSR) of 128, a signal bandwidth of 4 KHz, which covers the human voice bandwidth, and a maximum sampling frequency of 1.024 MHz. The design is composed of a 1st Order Delta-Sigma Modulator and a 2nd Order Cascaded Integrator Comb (CIC) decimation filter as its digital signal processor (DSP). The DS-ADC is characterized and implemented using Tanner tools and LTSpice tool. |
format |
text |
author |
Abad, Alexander C. Yap, Roderick Y. |
author_facet |
Abad, Alexander C. Yap, Roderick Y. |
author_sort |
Abad, Alexander C. |
title |
Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter |
title_short |
Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter |
title_full |
Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter |
title_fullStr |
Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter |
title_full_unstemmed |
Design of a low voltage bipolar delta-sigma ADC with CIC decimation filter |
title_sort |
design of a low voltage bipolar delta-sigma adc with cic decimation filter |
publisher |
Animo Repository |
publishDate |
2011 |
url |
https://animorepository.dlsu.edu.ph/faculty_research/12094 |
_version_ |
1800918920503230464 |