Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset
This paper proposes a cantilever-based memory structure for storing binary data at extreme operating temperature (up to 300 C) in rugged electronics. The memory bit (0/1) is formed by opening/closing of an electrostatic switch. Permanent retention is obtained by adhesive force between two smooth sur...
Saved in:
Main Authors: | , , , , |
---|---|
Other Authors: | |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/100009 http://hdl.handle.net/10220/20969 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-100009 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1000092020-03-07T13:24:49Z Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset Gopal, Jayaraman Karthik Chua, Geng Li Singh, Pushpapraj Kim, Tony Tae-Hyoung Do, Anh Tuan School of Electrical and Electronic Engineering IEEE European Solid-State Device Research Conference DRNTU::Engineering::Electrical and electronic engineering::Electric power This paper proposes a cantilever-based memory structure for storing binary data at extreme operating temperature (up to 300 C) in rugged electronics. The memory bit (0/1) is formed by opening/closing of an electrostatic switch. Permanent retention is obtained by adhesive force between two smooth surfaces in contact, eliminating leakage observed in all types of storage-layer-based NVMs. The Reset utilizes a train of short pulses to break the adhesion between the electrodes. This allows the Nano-electromechanical switch (NEMS) memory to be implemented using a simple bi-layer design and easily integrated with CMOS platforms. We propose an array structure where each memory cell consists of a NEMS memory device and one NMOS transistor for full random-access operation. ASTAR (Agency for Sci., Tech. and Research, S’pore) Accepted version 2014-09-24T04:16:39Z 2019-12-06T20:14:59Z 2014-09-24T04:16:39Z 2019-12-06T20:14:59Z 2013 2013 Conference Paper Do, A. T., Gopal, J. K., Singh, P., Chua, G. L., & Kim, T. T.-H. (2013). Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset, IEEE European Solid-State Device Research Conference(ESSDERC), 284 - 287. https://hdl.handle.net/10356/100009 http://hdl.handle.net/10220/20969 10.1109/ESSDERC.2013.6818874 en © 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [http://dx.doi.org/10.1109/ESSDERC.2013.6818874]. 4 p. application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
country |
Singapore |
collection |
DR-NTU |
language |
English |
topic |
DRNTU::Engineering::Electrical and electronic engineering::Electric power |
spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Electric power Gopal, Jayaraman Karthik Chua, Geng Li Singh, Pushpapraj Kim, Tony Tae-Hyoung Do, Anh Tuan Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset |
description |
This paper proposes a cantilever-based memory structure for storing binary data at extreme operating temperature (up to 300 C) in rugged electronics. The memory bit (0/1) is formed by opening/closing of an electrostatic switch. Permanent retention is obtained by adhesive force between two smooth surfaces in contact, eliminating leakage observed in all types of storage-layer-based NVMs. The Reset utilizes a train of
short pulses to break the adhesion between the electrodes. This allows the Nano-electromechanical switch (NEMS) memory to be implemented using a simple bi-layer design and easily integrated with CMOS platforms. We propose an array structure where each memory cell consists of a NEMS memory device and one NMOS transistor for full random-access operation. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Gopal, Jayaraman Karthik Chua, Geng Li Singh, Pushpapraj Kim, Tony Tae-Hyoung Do, Anh Tuan |
format |
Conference or Workshop Item |
author |
Gopal, Jayaraman Karthik Chua, Geng Li Singh, Pushpapraj Kim, Tony Tae-Hyoung Do, Anh Tuan |
author_sort |
Gopal, Jayaraman Karthik |
title |
Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset |
title_short |
Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset |
title_full |
Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset |
title_fullStr |
Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset |
title_full_unstemmed |
Design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset |
title_sort |
design and array implementation a cantilever-based non-volatile memory utilizing vibrational reset |
publishDate |
2014 |
url |
https://hdl.handle.net/10356/100009 http://hdl.handle.net/10220/20969 |
_version_ |
1681044120914624512 |