An improved inverter-based readout scheme for low-power ISFET sensing array
Digital read-out scheme in ISFET sensing array is more advantageous when compared to the analog counterpart because of its lower power consumption, less area and less susceptible to environmental noise and parasitic. This work proposes an improved readout scheme in which each ISFET is stacked wi...
Saved in:
Main Authors: | Do, Anh Tuan, Je, Minkyu, Yeo, Kiat Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/100929 http://hdl.handle.net/10220/18234 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Flipped voltage follower ISFET readout circuits
by: Surachoke Thanapitak, et al.
Published: (2018) -
A modified voltage-clamped ISFET readout circuit for low voltage applications
by: Surachoke Thanapitak, et al.
Published: (2018) -
Low power implantable neural recording front-end
by: Do, Anh Tuan, et al.
Published: (2013) -
Low power PWM based sensor readout circuit
by: He, Shengyu
Published: (2022) -
An 1 V-1 nW source follower ISFET readout circuit for biomedical applications
by: Surachoke Thanapitak
Published: (2018)