Research on CMOS latchup in quarter micron technology
This research work focuses on exploring the process techniques used to improve latchup immunity especially for 0.25 urn CMOS devices and investigating the behaviour of the parasitic bipolar transistors as the n+/p+ spacing is scaled to the sub-0.25 pm regime.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Language: | English |
| Published: |
2008
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/13309 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| id |
sg-ntu-dr.10356-13309 |
|---|---|
| record_format |
dspace |
| spelling |
sg-ntu-dr.10356-133092023-07-04T15:07:09Z Research on CMOS latchup in quarter micron technology Leong, Kam Chew. Liu, Po Ching School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits This research work focuses on exploring the process techniques used to improve latchup immunity especially for 0.25 urn CMOS devices and investigating the behaviour of the parasitic bipolar transistors as the n+/p+ spacing is scaled to the sub-0.25 pm regime. Master of Engineering 2008-10-20T07:24:06Z 2008-10-20T07:24:06Z 1998 1998 Thesis http://hdl.handle.net/10356/13309 en 97 p. application/pdf |
| institution |
Nanyang Technological University |
| building |
NTU Library |
| continent |
Asia |
| country |
Singapore Singapore |
| content_provider |
NTU Library |
| collection |
DR-NTU |
| language |
English |
| topic |
DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits |
| spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits Leong, Kam Chew. Research on CMOS latchup in quarter micron technology |
| description |
This research work focuses on exploring the process techniques used to improve latchup immunity especially for 0.25 urn CMOS devices and investigating the behaviour of the parasitic bipolar transistors as the n+/p+ spacing is scaled to the sub-0.25 pm regime. |
| author2 |
Liu, Po Ching |
| author_facet |
Liu, Po Ching Leong, Kam Chew. |
| format |
Theses and Dissertations |
| author |
Leong, Kam Chew. |
| author_sort |
Leong, Kam Chew. |
| title |
Research on CMOS latchup in quarter micron technology |
| title_short |
Research on CMOS latchup in quarter micron technology |
| title_full |
Research on CMOS latchup in quarter micron technology |
| title_fullStr |
Research on CMOS latchup in quarter micron technology |
| title_full_unstemmed |
Research on CMOS latchup in quarter micron technology |
| title_sort |
research on cmos latchup in quarter micron technology |
| publishDate |
2008 |
| url |
http://hdl.handle.net/10356/13309 |
| _version_ |
1772827496424669184 |