Research on CMOS latchup in quarter micron technology
This research work focuses on exploring the process techniques used to improve latchup immunity especially for 0.25 urn CMOS devices and investigating the behaviour of the parasitic bipolar transistors as the n+/p+ spacing is scaled to the sub-0.25 pm regime.
Saved in:
Main Author: | Leong, Kam Chew. |
---|---|
Other Authors: | Liu, Po Ching |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/13309 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Latchup characterization of submicrometer CMOS
by: Chow, Jane Sze Mun.
Published: (2008) -
Latchup analysis of deep submicrometer CMOS devices
by: Chen, Hong Lei.
Published: (2008) -
Design and comparison of 14 GHz flip-flop-based frequency dividers in sub-micron CMOS technology
by: Leong, Zhen Hong
Published: (2023) -
High accuracy and low power temperature sensor design in deep sub-micron CMOS processes
by: Zhu, Di
Published: (2016) -
Development of NTU CMOS process for SiGe BiCMOS technology
by: Wang, Jianpeng.
Published: (2008)