Predictability and performance aware replacement policy PVISAM for unified shared caches in real-time multicores
Missing the deadline of an application task can be catastrophic in real-time systems. Therefore, to ensure timely completion of tasks, offline worst-case execution time and schedulability analysis is often performed for such real-time systems. One of the important inputs to this analysis is a safe u...
Saved in:
Main Authors: | Mohammad Shihabul Haque, Arvind Easwaran |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/140617 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Bus-aware multicore WCET analysis through TDMA offset bounds
by: Kelter, T., et al.
Published: (2013) -
PiPA: Pipelined profiling and analysis on multicore systems
by: Zhao, Q., et al.
Published: (2013) -
Time-energy measured data on modern multicore systems running shared-memory applications
by: Loghin, D., et al.
Published: (2021) -
PARALLELISM-ENERGY PERFORMANCE ANALYSIS OF MULTICORE SYSTEMS
by: TUDOR BOGDAN MARIUS
Published: (2014) -
Unified cache modeling for WCET analysis and layout optimizations
by: Chattopadhyay, S., et al.
Published: (2013)