Design and analysis of a low-noise regulated negative voltage generator system
This thesis presents the design and analysis of a generic, low-noise regulated negative voltage generator, with wide tuning range and moderate driving capability. The highly integrated solution comprises of a multi-phase clock generator, fullyintegrated charge-pump and a regulator block while requir...
Saved in:
Main Author: | Khanna, Devrishi |
---|---|
Other Authors: | Boon Chirn Chye |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/144061 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of low-voltage low-power low-noise folded-cascode CMOS op-amp with class AB output stage
by: Ng, Chen Hui
Published: (2023) -
Design of low drop-out linear voltage regulator
by: Zhao, Xin.
Published: (2009) -
Design of a low-drop-out voltage regulator
by: Ong, Jian Cheng.
Published: (2009) -
Resistor-less low dropout voltage regulator
by: Lee, Han Jian
Published: (2018) -
A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
by: He, Junsen
Published: (2020)