Design of digital-intensive time-mode data converters based on delay correction utilising a time-to-digital converter
Traditional methods of analogue-digital conversion quantise data in the voltage domain. Device scaling makes it harder to resolve signals in the voltage domain with reasonable power consumption, due to down-scaling voltage supplies but stagnating noise levels, therefore reducing the Signal-to-Noise...
Saved in:
Main Author: | Kong, Junjie |
---|---|
Other Authors: | Siek Liter |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/148431 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of a time-mode analog-to-digital converter utilizing a time-to-digital converter that is scalable with CMOS technology
by: Teh, Jian Sen
Published: (2019) -
Design and analysis of an 8-bit SAR analog-digital converter
by: Wang, Ting.
Published: (2009) -
High resolution time-to-digital converter
by: Liu, Qing.
Published: (2011) -
Low power digital type analog-to-digital converter
by: Ng, Richard Wee Tar
Published: (2012) -
Design of an ultra low-power CMOS analog-to-digital converter for biomedical applications
by: Yuan, Chao
Published: (2014)