Simulation of 1T1R (one-transistor one ReRAM) memory cell
The memristor is the fourth essential circuit element besides resistor, inductor, and capacitor. It is considered the next generation of non-volatile memory technology, with high speed, low power consumption, easy integration, compatibility with CMOS technology, and other advantages. It can satisfy...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/149416 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-149416 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1494162023-07-04T17:42:08Z Simulation of 1T1R (one-transistor one ReRAM) memory cell Chen, Bo Chen Tupei School of Electrical and Electronic Engineering EChenTP@ntu.edu.sg Engineering::Electrical and electronic engineering The memristor is the fourth essential circuit element besides resistor, inductor, and capacitor. It is considered the next generation of non-volatile memory technology, with high speed, low power consumption, easy integration, compatibility with CMOS technology, and other advantages. It can satisfy general-purpose electronic memory's performance requirements for next-generation high-density information storage and high-performance computing. Meanwhile, the memristor can realize non-volatile state logic operations and neuromorphic computing, integrate information storage, and calculate in a single device, which can be used as fundamental components in storage-computing fusion non-Turing model and non-Von Neumann computing architecture. Memristors have a milestone significance and a cornerstone role in major strategic areas such as ultra-high-density information storage, ultra-high-performance computing, and neuromorphic artificial intelligence in the era of big data. This dissertation focused on designing the 1T1R (one-transistor one ReRAM) memory cell circuit. The project consists of two parts: the first part is to build a SPICE model for ReRAM of which physical mechanism during the SET/RESET process can be manifested completely. The SPICE code for this ReRAM was mainly based on the ‘Verilog-A Compact Model for Oxide-based Resistive Random Access Memory’ developed by Jane Shimeng Yu, el ta. from Stanford University. The second part is to construct a 1T1R memory cell circuit with an n-channel MOSFET of TSMC 0.18um CMOS process and a ReRAM model built in the first part. The I-V characteristic and the transient response of the 1T1R cell have been simulated with LTspice. Furthermore, based on the analysis of the simulation results, methods are proposed to solve the numerical convergence problem occurring during the SPICE code running with the LTspice simulator. Master of Science (Electronics) 2021-05-19T04:46:36Z 2021-05-19T04:46:36Z 2021 Thesis-Master by Coursework Chen, B. (2021). Simulation of 1T1R (one-transistor one ReRAM) memory cell. Master's thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/149416 https://hdl.handle.net/10356/149416 en application/pdf Nanyang Technological University |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering |
spellingShingle |
Engineering::Electrical and electronic engineering Chen, Bo Simulation of 1T1R (one-transistor one ReRAM) memory cell |
description |
The memristor is the fourth essential circuit element besides resistor, inductor, and capacitor. It is considered the next generation of non-volatile memory technology, with high speed, low power consumption, easy integration, compatibility with CMOS technology, and other advantages. It can satisfy general-purpose electronic memory's performance requirements for next-generation high-density information storage and high-performance computing. Meanwhile, the memristor can realize non-volatile state logic operations and neuromorphic computing, integrate information storage, and calculate in a single device, which can be used as fundamental components in storage-computing fusion non-Turing model and non-Von Neumann computing architecture. Memristors have a milestone significance and a cornerstone role in major strategic areas such as ultra-high-density information storage, ultra-high-performance computing, and neuromorphic artificial intelligence in the era of big data. This dissertation focused on designing the 1T1R (one-transistor one ReRAM) memory cell circuit. The project consists of two parts: the first part is to build a SPICE model for ReRAM of which physical mechanism during the SET/RESET process can be manifested completely. The SPICE code for this ReRAM was mainly based on the ‘Verilog-A Compact Model for Oxide-based Resistive Random Access Memory’ developed by Jane Shimeng Yu, el ta. from Stanford University. The second part is to construct a 1T1R memory cell circuit with an n-channel MOSFET of TSMC 0.18um CMOS process and a ReRAM model built in the first part. The I-V characteristic and the transient response of the 1T1R cell have been simulated with LTspice. Furthermore, based on the analysis of the simulation results, methods are proposed to solve the numerical convergence problem occurring during the SPICE code running with the LTspice simulator. |
author2 |
Chen Tupei |
author_facet |
Chen Tupei Chen, Bo |
format |
Thesis-Master by Coursework |
author |
Chen, Bo |
author_sort |
Chen, Bo |
title |
Simulation of 1T1R (one-transistor one ReRAM) memory cell |
title_short |
Simulation of 1T1R (one-transistor one ReRAM) memory cell |
title_full |
Simulation of 1T1R (one-transistor one ReRAM) memory cell |
title_fullStr |
Simulation of 1T1R (one-transistor one ReRAM) memory cell |
title_full_unstemmed |
Simulation of 1T1R (one-transistor one ReRAM) memory cell |
title_sort |
simulation of 1t1r (one-transistor one reram) memory cell |
publisher |
Nanyang Technological University |
publishDate |
2021 |
url |
https://hdl.handle.net/10356/149416 |
_version_ |
1772825921566277632 |