Optimisation of microdisk parameters to improve existing microdisk designs
With the minimisation of microchips in accordance with Moore’s Law, a major limiting factor in the performance of microchips is the interconnect bottleneck. The interconnect bottleneck is caused by the physical connections between components in a microchip such as metal wiring becoming the limiting...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/149434 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |