A 1 V 103 dB 3rd-order audio continuous-time ΔΣ ADC with enhanced noise shaping in 65 nm CMOS
As technology scales, integrating high resolution ADCs into high fidelity mixed signal systems becomes challenging in advanced CMOS processes. Cascading integrators to achieve high-order filter structures limits the modulation index and compromises on stability at the expense of added hardware and p...
Saved in:
Main Authors: | Leow, Yoon Hwee, Tang, Howard, Sun, Zhuochao, Siek, Liter |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/152236 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
LOW-VOLTAGE LOW-POWER ANALOG-TO-DIGITAL CONVERTERS
by: TAO YONGHONG
Published: (2012) -
A 0.5-V 35-μ W 85-dB DR double-sampled δσ modulator for audio applications
by: Yang, Z., et al.
Published: (2014) -
A 0.6-V 82-dB 28.6-μW continuous-time audio deltasSigma modulator
by: Zhang, J., et al.
Published: (2014) -
A single-channel voltage-scalable 8-GS/s 8-b > 37.5-dB SNDR time-domain ADC with asynchronous pipeline successive approximation in 28-nm CMOS
by: Chen, Qian, et al.
Published: (2023) -
50-250 MHz ΔΣ DLL for clock synchronization
by: Cheng, S.-J., et al.
Published: (2014)