A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
This paper presents a 12-bit branching Time-to-Digital converter (TDC) fabricated in a 40 nm CMOS technology. It composes of a 6-bit coarse counter TDC, and a 6-bit fine TDC. The fine TDC utilizes a proposed branching technique to interpolate between the phases of a 16-stage gated ring oscillator, i...
Saved in:
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/152448 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-152448 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1524482021-08-23T07:10:42Z A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations Teh, Jian Sen Siek, Liter School of Electrical and Electronic Engineering VIRTUS, IC Design Centre of Excellence Engineering::Electrical and electronic engineering Time-to-Digital Converter Bridging Capacitors Branching This paper presents a 12-bit branching Time-to-Digital converter (TDC) fabricated in a 40 nm CMOS technology. It composes of a 6-bit coarse counter TDC, and a 6-bit fine TDC. The fine TDC utilizes a proposed branching technique to interpolate between the phases of a 16-stage gated ring oscillator, increasing its number of phases from 16 to 64. Therefore, the TDC resolution is improved to be 4 times finer. The TDC incorporates fully digital based resolution tuning capability that enables its resolution to be more stable over PVT variations. Measurement results show that the resolution tuning reduces the resolution variation by 92.3% over a temperature range of − 40 to 125 °C. However, the simple resolution tuning method causes the TDC to have a relatively large resolution of 36.2 ps. The trade-offs between TDC resolution, yield, and scalability are discussed. The proposed TDC uses simple gated inverters based samplers instead of conventional arbiters to reduce power and area consumption. In addition, power gating features of the proposed TDC enable a low power consumption of 275 µW at a sampling rate of 5 MS/s. Without any linearity calibrations, the TDC DNL, INL, single-shot precision, and figure-of-merit are measured to be 1.30 LSB, 3.61 LSB, 0.75 LSB, and 61.9 fJ/conv.-step, respectively. Nanyang Technological University This work is supported by Centre of Excellence in IC Design (VIRTUS), Nanyang Technological University (NTU), and MediaTek Singapore. 2021-08-23T07:10:42Z 2021-08-23T07:10:42Z 2020 Journal Article Teh, J. S. & Siek, L. (2020). A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations. Analog Integrated Circuits and Signal Processing, 105(1), 57-71. https://dx.doi.org/10.1007/s10470-020-01678-x 0925-1030 https://hdl.handle.net/10356/152448 10.1007/s10470-020-01678-x 1 105 57 71 en Analog Integrated Circuits and Signal Processing © 2020 Springer Science+Business Media, LLC, part of Springer Nature. All rights reserved. |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering Time-to-Digital Converter Bridging Capacitors Branching |
spellingShingle |
Engineering::Electrical and electronic engineering Time-to-Digital Converter Bridging Capacitors Branching Teh, Jian Sen Siek, Liter A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations |
description |
This paper presents a 12-bit branching Time-to-Digital converter (TDC) fabricated in a 40 nm CMOS technology. It composes of a 6-bit coarse counter TDC, and a 6-bit fine TDC. The fine TDC utilizes a proposed branching technique to interpolate between the phases of a 16-stage gated ring oscillator, increasing its number of phases from 16 to 64. Therefore, the TDC resolution is improved to be 4 times finer. The TDC incorporates fully digital based resolution tuning capability that enables its resolution to be more stable over PVT variations. Measurement results show that the resolution tuning reduces the resolution variation by 92.3% over a temperature range of − 40 to 125 °C. However, the simple resolution tuning method causes the TDC to have a relatively large resolution of 36.2 ps. The trade-offs between TDC resolution, yield, and scalability are discussed. The proposed TDC uses simple gated inverters based samplers instead of conventional arbiters to reduce power and area consumption. In addition, power gating features of the proposed TDC enable a low power consumption of 275 µW at a sampling rate of 5 MS/s. Without any linearity calibrations, the TDC DNL, INL, single-shot precision, and figure-of-merit are measured to be 1.30 LSB, 3.61 LSB, 0.75 LSB, and 61.9 fJ/conv.-step, respectively. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Teh, Jian Sen Siek, Liter |
format |
Article |
author |
Teh, Jian Sen Siek, Liter |
author_sort |
Teh, Jian Sen |
title |
A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations |
title_short |
A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations |
title_full |
A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations |
title_fullStr |
A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations |
title_full_unstemmed |
A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations |
title_sort |
12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for pvt variations |
publishDate |
2021 |
url |
https://hdl.handle.net/10356/152448 |
_version_ |
1709685314722725888 |