A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
This paper presents a 12-bit branching Time-to-Digital converter (TDC) fabricated in a 40 nm CMOS technology. It composes of a 6-bit coarse counter TDC, and a 6-bit fine TDC. The fine TDC utilizes a proposed branching technique to interpolate between the phases of a 16-stage gated ring oscillator, i...
Saved in:
Main Authors: | Teh, Jian Sen, Siek, Liter |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/152448 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 14-b, 850fs fully synthesizable stochastic-based branching time-to-digital converter in 65nm CMOS
by: Teh, Jian Sen, et al.
Published: (2021) -
An unclocked analog-to-digital converter
by: Siek, Liter, et al.
Published: (2021) -
A 9-bit, 1.08ps resolution two-step time-to-digital converter in 65 nm CMOS for time-mode ADC
by: Kong, Junjie, et al.
Published: (2021) -
A 0.6 V, 1.74 ps resolution capacitively boosted time-to-digital converter in 180 nm CMOS
by: Palaniappan, Arjun Ramaswami, et al.
Published: (2021) -
High resolution analog to digital converter
by: Siek, Liter.
Published: (2008)