A high speed 16-bit CMOS multiplier IC design
In this dissertation, we investigate some algorithms and use them to implement a 16-bit CMOS multiplier design. A variety of different adders are constructed from half adders and full adders. Meanwhile, a variety of multi-bit adders are used as the basis of the multiplier structure. All of them are...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/154708 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-154708 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1547082023-07-04T17:42:21Z A high speed 16-bit CMOS multiplier IC design Wen, Zihao Gwee Bah Hwee School of Electrical and Electronic Engineering ebhgwee@ntu.edu.sg Engineering::Electrical and electronic engineering In this dissertation, we investigate some algorithms and use them to implement a 16-bit CMOS multiplier design. A variety of different adders are constructed from half adders and full adders. Meanwhile, a variety of multi-bit adders are used as the basis of the multiplier structure. All of them are studied and developed using Verilog HDL language. By using related algorithms and the adders built above, we will study the performance of each 16-bit multiplier design. In this dissertation, the Vedic algorithm, Array algorithm, Wallace algorithm, and the modified Booth algorithm are proposed to build the 16-bit multiplication. All functional models of 16-bit multiplier were developed in Verilog HDL language. The simulation using the Verilog Compiler was shown to have a successful multiplication function. And schematic obtained by simulation was synthesized on Design Vision in Global Foundry 65nm technology. The simulation results show that Booth-Wallace multiplier has the least propagation delay, and the delay is decreased by 46% compared to the Array multiplier. Therefore, how to make a trade-off between delay and cell area consumption has always been a development direction worth paying attention to in digital system design. Master of Science (Electronics) 2022-01-06T04:55:33Z 2022-01-06T04:55:33Z 2021 Thesis-Master by Coursework Wen, Z. (2021). A high speed 16-bit CMOS multiplier IC design. Master's thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/154708 https://hdl.handle.net/10356/154708 en application/pdf Nanyang Technological University |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering |
spellingShingle |
Engineering::Electrical and electronic engineering Wen, Zihao A high speed 16-bit CMOS multiplier IC design |
description |
In this dissertation, we investigate some algorithms and use them to implement a 16-bit CMOS multiplier design. A variety of different adders are constructed from half adders and full adders. Meanwhile, a variety of multi-bit adders are used as the basis of the multiplier structure. All of them are studied and developed using Verilog HDL language. By using related algorithms and the adders built above, we will study the performance of each 16-bit multiplier design.
In this dissertation, the Vedic algorithm, Array algorithm, Wallace algorithm, and the modified Booth algorithm are proposed to build the 16-bit multiplication.
All functional models of 16-bit multiplier were developed in Verilog HDL language. The simulation using the Verilog Compiler was shown to have a successful multiplication function. And schematic obtained by simulation was synthesized on Design Vision in Global Foundry 65nm technology.
The simulation results show that Booth-Wallace multiplier has the least propagation delay, and the delay is decreased by 46% compared to the Array multiplier.
Therefore, how to make a trade-off between delay and cell area consumption has always been a development direction worth paying attention to in digital system design. |
author2 |
Gwee Bah Hwee |
author_facet |
Gwee Bah Hwee Wen, Zihao |
format |
Thesis-Master by Coursework |
author |
Wen, Zihao |
author_sort |
Wen, Zihao |
title |
A high speed 16-bit CMOS multiplier IC design |
title_short |
A high speed 16-bit CMOS multiplier IC design |
title_full |
A high speed 16-bit CMOS multiplier IC design |
title_fullStr |
A high speed 16-bit CMOS multiplier IC design |
title_full_unstemmed |
A high speed 16-bit CMOS multiplier IC design |
title_sort |
high speed 16-bit cmos multiplier ic design |
publisher |
Nanyang Technological University |
publishDate |
2022 |
url |
https://hdl.handle.net/10356/154708 |
_version_ |
1772825670134530048 |