A high speed 16-bit CMOS multiplier IC design
In this dissertation, we investigate some algorithms and use them to implement a 16-bit CMOS multiplier design. A variety of different adders are constructed from half adders and full adders. Meanwhile, a variety of multi-bit adders are used as the basis of the multiplier structure. All of them are...
Saved in:
Main Author: | Wen, Zihao |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/154708 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
16 bits high speed CMOS multiplier IC design
by: Wut Yee Win Thoung
Published: (2021) -
16-bit high speed CMOS multiplier IC design
by: He, Pengfei
Published: (2021) -
A high speed 16-bit CMOS multiplier IC design
by: Chen, Yin
Published: (2018) -
16-bit low power CMOS multiplier IC design
by: Hu, Hang
Published: (2020) -
16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022)