A low-jitter and low-reference-spur 320 GHz signal source with an 80 GHz integer-N phase-locked loop using a quadrature XOR technique
This article reports a 320-GHz low-jitter and low-reference-spur signal source consisting of an 80-GHz integer-N phase-locked loop (PLL) and a 320-GHz frequency quadrupler. The 80-GHz PLL features a novel dual-path quadrature exclusive-OR (QXOR) technique to cancel the spurs at the reference frequen...
Saved in:
Main Authors: | Liang, Yuan, Boon, Chirn Chye, Qi, Gengzhen, Dziallas, Giannino, Kissinger, Dietmar, Ng, Herman Jalli, Mak, Pui-In, Wang, Yong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/156840 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 40 GHz CMOS PLL with -75-dBc reference spur and 121.9-fs rms jitter featuring a quadrature sampling phase-frequency detector
by: Liang, Yuan, et al.
Published: (2022) -
Spur canceling technique by folded XOR gate phase detector and its application to a millimeter-wave SiGe BiCMOS PLL
by: Liang, Yuan, et al.
Published: (2023) -
Design of 1.94-GHz CMOS noise-cancellation VCO
by: Heng, C.-H., et al.
Published: (2014) -
A 0.044-mm2 0.5-to-7-GHz resistor-plus-source-follower-feedback noise-cancelling LNA achieving a flat NF of 3.3±0.45 dB
by: Yu, Haohong, et al.
Published: (2019) -
A 23.4 mW -72-dBc reference spur 40 GHz CMOS PLL featuring a spur-compensation phase detector
by: Liang, Yuan, et al.
Published: (2022)