Hardware implementation of a power efficient CGRA with single-cycle multi-hop datapaths
Coarse-grained reconfigurable architectures (CGRAs) are computing architectures that provide word-level reconfigurability. CGRAs can achieve high throughput and high power efficiency, while maintaining post-fabrication computing flexibil- ity. In this dissertation, a 167-GOPS/W CGRA design with sing...
Saved in:
Main Author: | Su, Lingzhi |
---|---|
Other Authors: | Goh Wang Ling |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/158595 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design and implementation of a low voltage micropower 16-bit asynchronous datapath for a low power asynchronous microprocessor
by: Chang, Khia Ho.
Published: (2008) -
High throughput/gate AES hardware architectures based on datapath compression
by: Ueno, Rei, et al.
Published: (2022) -
Energy efficient SoC-based CGRA hardware computation accelerator
by: Zhou, Haidong
Published: (2024) -
Implementation and performance evaluation of NVDLA based deep learning accelerator hardware
by: Song, Tin Chen
Published: (2021) -
Hardware development of DSP - based shunt active filters
by: Su, Jingpo.
Published: (2011)