Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory
Nonvolatile memory (NVM)-based computing in-memory (CIM) is a promising solution to data-intensive applications. This work proposes a 2T2R resistive random access memory (ReRAM) architecture that supports three types of CIM operations: 1) ternary content addressable memory (TCAM); 2) logic in-memory...
Saved in:
Main Authors: | , , , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/160501 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-160501 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1605012022-07-25T08:13:09Z Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory Chen, Yuzong Lu, Lu Kim, Bongjin Kim, Tony Tae-Hyoung School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems Engineering::Electrical and electronic engineering Computer Architecture Sensors Nonvolatile memory (NVM)-based computing in-memory (CIM) is a promising solution to data-intensive applications. This work proposes a 2T2R resistive random access memory (ReRAM) architecture that supports three types of CIM operations: 1) ternary content addressable memory (TCAM); 2) logic in-memory (LiM) primitives and arithmetic blocks such as full adder (FA) and full subtractor; and 3) in-memory dot-product for neural networks. The proposed architecture allows the NVM operations in both 2T2R and conventional 1T1R configurations. The proposed LiM full adder (LiM-FA) improves the delay, the static power, and the dynamic power by 3.2×, 1.2×, and 1.6×, respectively, compared with state-of-the-art LiM-FAs. Furthermore, based on different optimization techniques and robustness analysis, a lower precharge voltage is set for each mode. This reduces the TCAM search energy and 1T1R ReRAM access energy by 1.6× and 1.14×, respectively, compared with the case without optimizations. Agency for Science, Technology and Research (A*STAR) This work was supported by RIE2020 ASTAR AME IAF-ICP Grant under Grant I1801E0030. 2022-07-25T08:13:09Z 2022-07-25T08:13:09Z 2020 Journal Article Chen, Y., Lu, L., Kim, B. & Kim, T. T. (2020). Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory. IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 28(12), 2636-2649. https://dx.doi.org/10.1109/TVLSI.2020.3028848 1063-8210 https://hdl.handle.net/10356/160501 10.1109/TVLSI.2020.3028848 2-s2.0-85097338307 12 28 2636 2649 en I1801E0030 IEEE Transactions on Very Large Scale Integration (VLSI) Systems © 2020 IEEE. All rights reserved. |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering Computer Architecture Sensors |
spellingShingle |
Engineering::Electrical and electronic engineering Computer Architecture Sensors Chen, Yuzong Lu, Lu Kim, Bongjin Kim, Tony Tae-Hyoung Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory |
description |
Nonvolatile memory (NVM)-based computing in-memory (CIM) is a promising solution to data-intensive applications. This work proposes a 2T2R resistive random access memory (ReRAM) architecture that supports three types of CIM operations: 1) ternary content addressable memory (TCAM); 2) logic in-memory (LiM) primitives and arithmetic blocks such as full adder (FA) and full subtractor; and 3) in-memory dot-product for neural networks. The proposed architecture allows the NVM operations in both 2T2R and conventional 1T1R configurations. The proposed LiM full adder (LiM-FA) improves the delay, the static power, and the dynamic power by 3.2×, 1.2×, and 1.6×, respectively, compared with state-of-the-art LiM-FAs. Furthermore, based on different optimization techniques and robustness analysis, a lower precharge voltage is set for each mode. This reduces the TCAM search energy and 1T1R ReRAM access energy by 1.6× and 1.14×, respectively, compared with the case without optimizations. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Chen, Yuzong Lu, Lu Kim, Bongjin Kim, Tony Tae-Hyoung |
format |
Article |
author |
Chen, Yuzong Lu, Lu Kim, Bongjin Kim, Tony Tae-Hyoung |
author_sort |
Chen, Yuzong |
title |
Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory |
title_short |
Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory |
title_full |
Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory |
title_fullStr |
Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory |
title_full_unstemmed |
Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory |
title_sort |
reconfigurable 2t2r reram architecture for versatile data storage and computing in-memory |
publishDate |
2022 |
url |
https://hdl.handle.net/10356/160501 |
_version_ |
1739837445694816256 |