Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach
A wide range of applications such as image/video processing involve arithmetic division and demand high computing performance but can tolerate some degree of errors or allow small deviations from their theoretical results. This paper presents an approach for non-iterative arithmetic division circuit...
Saved in:
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/163281 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-163281 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1632812022-11-30T02:52:06Z Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach Wu, Lei Jong, Ching Chuen School of Electrical and Electronic Engineering Engineering::Electrical and electronic engineering Non-Iterative Divider Mixed Integer Linear Programming A wide range of applications such as image/video processing involve arithmetic division and demand high computing performance but can tolerate some degree of errors or allow small deviations from their theoretical results. This paper presents an approach for non-iterative arithmetic division circuit design, leveraging computation accuracy for high performance. The quotient is modeled as a curved surface and the surface is partitioned into many small rectangular planar stripes for linearity. Mixed integer linear programming is adopted to optimize the worst case error due to approximation in each stripe. As a result, an architecture for the division circuits consisting of simple additions and a small look-up table is achieved. The accuracy achieved in terms of the maximum absolute error percentage (MAEP) ranges from 0.44% to 0.11%. Comparing the proposed designs with the existing counterparts with similar MAEP, the area-delay product (ADP) is reduced by more than 40%. Compared to the counterpart with the closest ADP by the single stage logarithmic method, the proposed circuit has a smaller MAEP with 45% reduction. Comparing with the existing non-iterative division circuit by the curve fitting method, the proposed circuit has lowered MAEP and ADP by 21% and 27% respectively. 2022-11-30T02:52:06Z 2022-11-30T02:52:06Z 2022 Journal Article Wu, L. & Jong, C. C. (2022). Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach. Microelectronics Journal, 127, 105508-. https://dx.doi.org/10.1016/j.mejo.2022.105508 0026-2692 https://hdl.handle.net/10356/163281 10.1016/j.mejo.2022.105508 2-s2.0-85134273246 127 105508 en Microelectronics Journal © 2022 Elsevier Ltd. All rights reserved. |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering Non-Iterative Divider Mixed Integer Linear Programming |
spellingShingle |
Engineering::Electrical and electronic engineering Non-Iterative Divider Mixed Integer Linear Programming Wu, Lei Jong, Ching Chuen Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach |
description |
A wide range of applications such as image/video processing involve arithmetic division and demand high computing performance but can tolerate some degree of errors or allow small deviations from their theoretical results. This paper presents an approach for non-iterative arithmetic division circuit design, leveraging computation accuracy for high performance. The quotient is modeled as a curved surface and the surface is partitioned into many small rectangular planar stripes for linearity. Mixed integer linear programming is adopted to optimize the worst case error due to approximation in each stripe. As a result, an architecture for the division circuits consisting of simple additions and a small look-up table is achieved. The accuracy achieved in terms of the maximum absolute error percentage (MAEP) ranges from 0.44% to 0.11%. Comparing the proposed designs with the existing counterparts with similar MAEP, the area-delay product (ADP) is reduced by more than 40%. Compared to the counterpart with the closest ADP by the single stage logarithmic method, the proposed circuit has a smaller MAEP with 45% reduction. Comparing with the existing non-iterative division circuit by the curve fitting method, the proposed circuit has lowered MAEP and ADP by 21% and 27% respectively. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Wu, Lei Jong, Ching Chuen |
format |
Article |
author |
Wu, Lei Jong, Ching Chuen |
author_sort |
Wu, Lei |
title |
Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach |
title_short |
Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach |
title_full |
Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach |
title_fullStr |
Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach |
title_full_unstemmed |
Non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach |
title_sort |
non-iterative division circuit design with accuracy and performance trade-off based on mixed integer linear programming approach |
publishDate |
2022 |
url |
https://hdl.handle.net/10356/163281 |
_version_ |
1751548588363612160 |