Event-driven spiking neural networks using asynchronous-logic network-on-chip routers in field programmable gate array (FPGA)
With the continuous development of deep learning, the scientific community continues to propose new neural network architectures based on brain-inspired research. So far, the architecture of neural networks has changed over three generations. The neural network-Spiking Neural Network (SNN) has arous...
Saved in:
Main Author: | Wu, Si |
---|---|
Other Authors: | Lin Zhiping |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/166409 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Implementation of event-driven spiking neural networks in field programmable gate array (FPGA)
by: Yuan, Chenhao
Published: (2024) -
Event-driven spiking neural network simulator based on FPGA
by: Zou, Zhili
Published: (2022) -
Spike-Event-Driven Deep Spiking Neural Network With Temporal Encoding
by: Zhixuan Zhang, et al.
Published: (2021) -
An FPGA-Based Co-Processor for Spiking Neural Networks with On-Chip STDP-Based Learning
by: Nguyen, Thao NN, et al.
Published: (2023) -
A high-accuracy and energy-efficient spiking neural network with On-FPGA STDP learning based on asynchronous CORDIC
by: Sheng, Shirui
Published: (2024)