Design of an ultra-low-voltage low-power current reference
This dissertation presents a low voltage CMOS current reference operating in the subthreshold region. Implemented using TSMC-40 nm process technology, it consumes 0.48 μW at a supply voltage of 0.4 V, with an average output current of 298.2nA. The design incorporates frequency compensation and tempe...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis-Master by Coursework |
| Language: | English |
| Published: |
Nanyang Technological University
2023
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/10356/170465 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |