Design of an ultra-low-voltage low-power current reference
This dissertation presents a low voltage CMOS current reference operating in the subthreshold region. Implemented using TSMC-40 nm process technology, it consumes 0.48 μW at a supply voltage of 0.4 V, with an average output current of 298.2nA. The design incorporates frequency compensation and tempe...
Saved in:
主要作者: | He, Xinyu |
---|---|
其他作者: | Chan Pak Kwong |
格式: | Thesis-Master by Coursework |
語言: | English |
出版: |
Nanyang Technological University
2023
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/170465 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design and development of voltage reference for low voltage/low power circuits
由: Kang, Kheng Han.
出版: (2008) -
Low power voltage reference in current mode approach
由: Low, Qiong Wei.
出版: (2012) -
A novel ultra-low power two-terminal zener voltage reference
由: Kok, Chiang-Liang, et al.
出版: (2013) -
A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
由: He, Junsen
出版: (2020) -
Design of low power bandgap voltage reference
由: Wang, Daichao
出版: (2016)