Design of an ultra-low-voltage low-power current reference
This dissertation presents a low voltage CMOS current reference operating in the subthreshold region. Implemented using TSMC-40 nm process technology, it consumes 0.48 μW at a supply voltage of 0.4 V, with an average output current of 298.2nA. The design incorporates frequency compensation and tempe...
Saved in:
Main Author: | He, Xinyu |
---|---|
Other Authors: | Chan Pak Kwong |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/170465 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design and development of voltage reference for low voltage/low power circuits
by: Kang, Kheng Han.
Published: (2008) -
Low power voltage reference in current mode approach
by: Low, Qiong Wei.
Published: (2012) -
A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
by: He, Junsen
Published: (2020) -
A novel ultra-low power two-terminal zener voltage reference
by: Kok, Chiang-Liang, et al.
Published: (2013) -
Design of low power bandgap voltage reference
by: Wang, Daichao
Published: (2016)