A time-domain wavefront computing accelerator with a 32 × 32 reconfigurable PE array

This work presents a hardware accelerator realizing true time-domain wavefront computing in a massive parallel two-dimensional (2-D) processing element (PE) array. The proposed 2-D time-domain PE array is designed for multiple applications based on its scalable and reconfigurable architecture. The s...

全面介紹

Saved in:
書目詳細資料
Main Authors: Yu, Chengshuo, Mu, Junjie, Su, Yuqi, Chai, Kevin Tshun Chuan, Kim, Tony Tae-Hyoung, Kim, Bongjin
其他作者: School of Electrical and Electronic Engineering
格式: Article
語言:English
出版: 2023
主題:
在線閱讀:https://hdl.handle.net/10356/170677
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!
機構: Nanyang Technological University
語言: English