High-speed and energy-efficient asynchronous carry look-ahead adder

High-speed and energy-efficient asynchronous carry look-ahead adder

Addition is a fundamental computer arithmetic operation that is widely performed in microprocessors, digital signal processors, and application-specific processors. The design of a high-speed and energy-efficient adder is thus useful and important for practical applications. In this context, this pa...

Saved in:

書目詳細資料
Main Authors:	Balasubramanian, Padmanabhan, Liu, Weichen
其他作者:	School of Computer Science and Engineering
格式:	Article
語言:	English
出版:	2023
主題:	Engineering::Computer science and engineering::Hardware Engineering::Electrical and electronic engineering::Integrated circuits Asynchronous Circuits Arithmetic Circuits Digital Logic Design Digital Circuits Low Power Design
在線閱讀:	https://hdl.handle.net/10356/170903
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

High-speed and energy-efficient carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

A monotonic asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Monotonic asynchronous two-bit full adder
由: Padmanabhan, Balasubramanian, et al.
出版: (2024)

A monotonic early output asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Low power robust early output asynchronous block carry lookahead adder with redundant carry logic
由: Balasubramanian, Padmanabhan, et al.
出版: (2018)

Speed, power and area optimized monotonic asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

Indicating asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Gate-level static approximate adders : a comparative analysis
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Digital image blending by inexact multiplication
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

Factorized carry lookahead adders
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Analysis of redundancy techniques for electronics design—case study of digital image processing
由: Balasubramanian, Padmanabhan
出版: (2023)

Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack
由: Ho, Weng-Geng, et al.
出版: (2017)

Speed and energy optimized quasi-delay-insensitive block carry lookahead adder
由: Mastorakis, N. E., et al.
出版: (2019)

16-bit carry select adder
由: Piscasio, Abigail, et al.
出版: (2009)

High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
由: Ho, Weng-Geng, et al.
出版: (2016)

Hardware efficient approximate adder design
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Experimental modules on integrated circuit design using tanner for 0.25 um, 0.35 um, and 0.5 CMOS process
由: Escano, Ron Alvin V., et al.
出版: (2010)

Design and analysis of low-power and high-speed Manchester carry-bypass adders
由: Fu, Yunyun
出版: (2019)

A system health indicator for the distributed minority and majority voting based redundancy scheme
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Lodsign instruction kit
由: Chua, Chi Chun, et al.
出版: (1990)

Approximate array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

FAC: a fault-tolerant design approach based on approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

FPGA-based built-in self test for a 4-bit BCD adder
由: Bergonio, Norwynn B., et al.
出版: (2010)

Area, power and speed optimized early output majority voter for asynchronous TMR implementation
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Gate-level hardware priority resolvers for embedded systems
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

A fault-tolerant design strategy utilizing approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Design of a systolic array to perform priority queue using VLSI technology
由: Bartolome, Jovito, et al.
出版: (1991)

Speed, energy and area optimized early output quasi-delay-insensitive array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
由: Balasubramanian, Parvathavarthini, et al.
出版: (2018)

The OMNIPROBE system: An integration of the logic probe, VOM and oscilloscope
由: Chua, Kelvin Leh, et al.
出版: (1990)

Digital picture-in-picture in color
由: De Guzman, Julius, et al.
出版: (1995)

A full-custom IC design flow high speed design using 16-bit full adder
由: Teo, Kok Xuan.
出版: (2012)

Quasi-delay-insensitive implementation of approximate addition
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Design of asynchronous dynamic pipelined floating point arithmetic circuits
由: Benjawan Trabenpreuk
出版: (2006)

Design of asynchronous dynamic pipelined floating point arithmetic circuits
由: Benjawan Trabenpreuk
出版: (2004)

Experimental modules on integrated circuit design using astro and custom design suites of synopsys
由: Aureo, Nico Mari B., et al.
出版: (2011)

Experimental modules on integrated circuit design using tanner for 0.18um CMOS process
由: Amis, Paul Anthony M., et al.
出版: (2014)

Dual-hiding side-channel-attack resistant FPGA-based asynchronous-logic AES : design, countermeasures and evaluation
由: Chong, Kwen-Siong, et al.
出版: (2021)

Computer aided design tool for logic circuits
由: Calatin, Bernadette B., et al.
出版: (1996)

Adder and multiplier design for computing-in-memory architecture based on ReRAM
由: Zheng, Buyun
出版: (2023)