Design of CMOS bulk-drain driven operational amplifier for low-voltage analog signal-processing applications
This dissertation proposes a low-voltage CMOS four-stage amplifier operating in the subthreshold region. The first design technique includes the cross-feedforward positive feedback frequency compensation (CFPFC) for obtaining better bandwidth efficiency in low-voltage multi-stage amplifier. The seco...
Saved in:
Main Author: | Gao, Feifan |
---|---|
Other Authors: | Chan Pak Kwong |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/172923 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 65nm CMOS operational amplifier for analog/mixed-signal circuit applications
by: Zhang, Yufei
Published: (2016) -
Low voltage CMOS operational amplifier design towards maximum CMR
by: Tan, Chee Lam.
Published: (2008) -
A bandwidth-efficient CMOS operational amplifier for low-voltage applications
by: Ding, Jeng Chung
Published: (2008) -
Design of the low-voltage CMOS analog multiplier
by: Tan, Wai Kit.
Published: (2013) -
Design of the low-voltage CMOS analog multiplier
by: Chong, Hauo Wah.
Published: (2010)