Hardware accelerator for feature matching with binary search tree
Feature matching is an essential step for autonomous robot to localize itself during navigation. However, it is often difficult to achieve the matching in real-time due to limited on-board computing resources. We present an FPGA implementation for stream-processing based feature matching called Bina...
Saved in:
Main Authors: | Thathsara, Miyuru, Lam, Siew-Kei, Kawshan, Damith, Piyasena, Duvindu |
---|---|
其他作者: | College of Computing and Data Science |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2024
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/179622 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
PARALLEL GRAPH PROCESSING ACCELERATORS ON FPGAS
由: CHEN XINYU
出版: (2022) -
Edge accelerator for lifelong deep learning using streaming linear discriminant analysis
由: Piyasena, Duvindu, et al.
出版: (2024) -
Lowering dynamic power of a stream-based CNN hardware accelerator
由: Piyasena, Duvindu, et al.
出版: (2021) -
UniGuard: a unified hardware-oriented threat detector for FPGA-based AI accelerator
由: Yan, Xiaobei, et al.
出版: (2025) -
Hardware acceleration for non-linear layers of transformer networks on RISC-V CPU
由: Seenivasagan Haresh
出版: (2024)