FPGA development for HDD servo demodulation
This final year project involves the development for Hard Disk Drive (HDD) servo demodulation. To achieve this, algorithms of timing recovery in digital data have been introduced and a Digital Phase-Locked Loop (DPLL) has been designed by using ALTERA®’s industrial design software Quartus® II. The D...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Final Year Project |
語言: | English |
出版: |
2009
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/18058 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
成為第一個發表評論!