Mixed-signal integrated circuits for neuromorphic computing
In neuromorphic computing, the traditional von Neumann architecture faces efficiency bottlenecks due to the frequent data transfers between memory and processors. This limitation has provided an opportunity for the development of IMC architectures. RRAM, as a mature non-volatile memory device, is wi...
Saved in:
Main Author: | Yu, Quanhan |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2025
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/182693 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
8-bit CMOS asynchronous dynamic reference ADC
by: Ng, Xiang Yang
Published: (2024) -
HFNet : a CNN architecture co-designed for neuromorphic hardware with a crossbar array of synapses
by: Gopalakrishnan, Roshan, et al.
Published: (2021) -
Domain wall-based artificial neurons for neuromorphic computing
by: Mah, William Wai Lum
Published: (2024) -
Ultralow energy domain wall device for spin-based neuromorphic computing
by: Kumar, Durgesh, et al.
Published: (2023) -
Spintronic devices for high-density memory and neuromorphic computing – a review
by: Chen, Bingjin, et al.
Published: (2024)