CMOS capacitor multiplier
A new circuit topology for a grounded capacitor multiplier has been proposed. The main goal is to practically implement a high multiplication factor for capacitance in view of device mismatching and power consumption. Power by a supply of 3.3 V, the proposed circuit is implemented using CSM CMOS 0....
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/18813 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Be the first to leave a comment!