Low power digital integrated circuit design using energy recovery technique
In this dissertation, two new adiabatic logic designs are proposed, namely IAPDL-2 (Improved Adiabatic Pseudo-Domino Logic 2) and MDIAPDL-HT (Modified Dual-Rail Improved Adiabatic Pseudo-Domino Logic with High Throughput).
Saved in:
Main Author: | Billy Wiguna Widjaja. |
---|---|
Other Authors: | Lau, Kim Teen |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/2335 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
SRAM-based NATURE: A dynamically reconfigurable FPGA based on 10T low-power SRAMs
by: Jha, Niraj K., et al.
Published: (2013) -
Web application for logic design
by: Tam, Jean San
Published: (2015) -
Spectral representations in multiple-valued logic design
by: Lozano, Cicilia Claudia.
Published: (2008) -
Design automation for partially reconfigurable adaptive systems
by: Kizheppatt, Vipin
Published: (2015) -
Wire level encapsulation framework for increasing FPGA design productivity
by: Oliver, Timothy Francis
Published: (2009)