VLSI based hardware accelerator for compute intensive routing applications
Identifying the most optimal paths (or routes) in a network is one of the most extensively studied problems in the field of graph theory. The advent of complex applications such as the VLSI place and route, vehicle navigation, high-speed communication, graph matching, dynamic robot path planning, et...
Saved in:
Main Author: | Lam, Siew Kei |
---|---|
Other Authors: | Srikanthan, Thambipillai |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/2340 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Hardware-software co-design and optimization for point-to-point network-on-chip based many-core systems
by: Chen, Hui
Published: (2022) -
Lowering dynamic power of a stream-based CNN hardware accelerator
by: Piyasena, Duvindu, et al.
Published: (2021) -
Efficient routing algorithms for anycast routing
by: Tan, Choon Leng.
Published: (2008) -
Performance study of routing protocols for wireless sensor network applications - 2
by: Nazim Ahmad Murad
Published: (2014) -
High performance VLSI architecture for dynamic routing in knowledge intensive networks
by: Quek, Kai Hock.
Published: (2008)