Layout design for input/output transistors
In this project, the performance of area-efficient CMOS buffers using the octagon-type and circle-type layout for both NMOS and PMOS transistors are investigated. The performance criteria include the efficient use of layout area, output driving/ sinking capability and ESD robustness.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Published: |
2008
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/3757 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| id |
sg-ntu-dr.10356-3757 |
|---|---|
| record_format |
dspace |
| spelling |
sg-ntu-dr.10356-37572023-07-04T15:21:36Z Layout design for input/output transistors Wong, David Wing Fatt. Yeo, Kiat Seng School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits In this project, the performance of area-efficient CMOS buffers using the octagon-type and circle-type layout for both NMOS and PMOS transistors are investigated. The performance criteria include the efficient use of layout area, output driving/ sinking capability and ESD robustness. Master of Science (Consumer Electronics) 2008-09-17T09:36:55Z 2008-09-17T09:36:55Z 2001 2001 Thesis http://hdl.handle.net/10356/3757 Nanyang Technological University application/pdf |
| institution |
Nanyang Technological University |
| building |
NTU Library |
| continent |
Asia |
| country |
Singapore Singapore |
| content_provider |
NTU Library |
| collection |
DR-NTU |
| topic |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits |
| spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits Wong, David Wing Fatt. Layout design for input/output transistors |
| description |
In this project, the performance of area-efficient CMOS buffers using the octagon-type and circle-type layout for both NMOS and PMOS transistors are investigated. The performance criteria include the efficient use of layout area, output driving/ sinking capability and ESD robustness. |
| author2 |
Yeo, Kiat Seng |
| author_facet |
Yeo, Kiat Seng Wong, David Wing Fatt. |
| format |
Theses and Dissertations |
| author |
Wong, David Wing Fatt. |
| author_sort |
Wong, David Wing Fatt. |
| title |
Layout design for input/output transistors |
| title_short |
Layout design for input/output transistors |
| title_full |
Layout design for input/output transistors |
| title_fullStr |
Layout design for input/output transistors |
| title_full_unstemmed |
Layout design for input/output transistors |
| title_sort |
layout design for input/output transistors |
| publishDate |
2008 |
| url |
http://hdl.handle.net/10356/3757 |
| _version_ |
1772827908439539712 |