Investigation of hardware for adaptive minimal mean square error filter using verilog HDL
This report discusses the work done on implementing the adaptive Minimal Mean Square Error (MMSE) filter in C and Verilog HDL. The algorithm of adaptive MMSE filter is first introduced, which estimates the original signal in the sense of local linear minimal mean square error. The filter implementat...
Saved in:
Main Author: | Wu, Lixin. |
---|---|
Other Authors: | Charoensak, Charayaphan |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3774 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
From Statecharts to Verilog: A formal approach to hardware/software co-specification
by: Qin, S., et al.
Published: (2013) -
Development of a Verilog HDL model for 8051 microcontroller
by: Wu, Baichuan
Published: (2022) -
Automatic mapping of statechart into verilog
by: TRAN VU VIET ANH
Published: (2010) -
Digital system design with FPGA using verilog HDL
by: Cho, Shao Ying.
Published: (2011) -
VHDL verilog research/assignment
by: Lazaro, Jose B., Jr.
Published: (2008)