Design of a low-voltage input-output rail-to-rail CMOS buffer
The objective of this project is to design a low-voltage rail-to-rail input/output CMOS buffer, which is able to work under a supply voltage of 1.8V typical and remain in operation even at l.2V or lower in the worst case for use in bond pad designs. The circuit is designed and simulated using Caden...
Saved in:
Main Author: | Chai, Yanjie |
---|---|
Other Authors: | Chen Tupei |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/41770 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of a low-voltage input-output rail-to-rail CMOS buffer
by: Yang, Wenjie
Published: (2008) -
Design of a low-voltage input-output rail-to-rail CMOS buffer
by: Pua, Poo Toong.
Published: (2009) -
Design of a rail-to-rail input-output analog buffer with high PSRR
by: Liu, Ziming
Published: (2020) -
Rail-to-rail input and output micropower operational amplifier
by: Muhammad Irwandy Bin Kamarudin
Published: (2024) -
Design of a CMOS operational amplifier with constant input-transconductance and rail-to-rail input and output swing
by: Luo, Hao
Published: (2011)