Low voltage phase-locked loop
To keep in pace with the development of the mixed-signal design, a phase-locked loop operating with a supply voltage of 1.5 V is explored in this project.
Saved in:
Main Author: | Lee, Guan Boon. |
---|---|
Other Authors: | Chan, Pak Kwong |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4571 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Voltage-Controlled Oscillator (VCO) design used in Phased-Locked Loops (PLLs) based on CMOS process
by: Teuu, Chian Hin.
Published: (2008) -
Design of phase locked loop with PVT tolerance
by: Chong, Kok Foong
Published: (2012) -
Ultra low power cmos phase-locked loop frequency synthesizers
by: Vamshi Krishna Manthena
Published: (2012) -
Design of a phase locked loop frequency synthesizer
by: Cheok, Giselle Chiau Leng.
Published: (2008) -
Mm-wave CMOS phase-locked loops
by: Yi, Xiang
Published: (2014)