Low-voltage low-power CMOS flip-flops
186 p.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Published: |
2011
|
| Subjects: | |
| Online Access: | https://hdl.handle.net/10356/46774 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| id |
sg-ntu-dr.10356-46774 |
|---|---|
| record_format |
dspace |
| spelling |
sg-ntu-dr.10356-467742023-07-04T16:57:53Z Low-voltage low-power CMOS flip-flops Phyu, Myint Wai Goh Wang Ling School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering 186 p. As the clock frequency scales, the pipeline depth increases and the number of logic gates per stage decreases. The System-on-Chip (SoC) designs will therefore integrate tens of millions of transistors on one chip. But the packaging and cooling designs have only a limited ability to remove the excess heat produced by the systems. All these factors have resulted in power consumption to be considered as one of the main problems in achieving high performance designs. The energy consumption of the clocking sub-system that is composed of the clock distribution networks (buffers and wires) and clock storage elements (flip-flops and latches) is about 30% to 60% of the total system energy. For this clock system power, 90% is consumed by the flip-flops themselves and the last branches of the clock distribution network that drives the flip-flop directly. As clock frequency increases, the latency of the flip-flop will play an even greater role in the overall cycle time. As a result, it is essential to continue venturing into higher-end approaches and realizing more refined solutions to achieve low-voltage/lowpower design while sustaining high-speed performance and small-area consumption. In this thesis, several innovative flip-flop designs for low-voltage low-power environments used are described. DOCTOR OF PHILOSOPHY (EEE) 2011-12-23T09:50:59Z 2011-12-23T09:50:59Z 2009 2009 Thesis Phyu, M. W. (2009). Low-voltage low-power CMOS flip-flops. Doctoral thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/46774 10.32657/10356/46774 Nanyang Technological University application/pdf |
| institution |
Nanyang Technological University |
| building |
NTU Library |
| continent |
Asia |
| country |
Singapore Singapore |
| content_provider |
NTU Library |
| collection |
DR-NTU |
| topic |
DRNTU::Engineering::Electrical and electronic engineering |
| spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering Phyu, Myint Wai Low-voltage low-power CMOS flip-flops |
| description |
186 p. |
| author2 |
Goh Wang Ling |
| author_facet |
Goh Wang Ling Phyu, Myint Wai |
| format |
Theses and Dissertations |
| author |
Phyu, Myint Wai |
| author_sort |
Phyu, Myint Wai |
| title |
Low-voltage low-power CMOS flip-flops |
| title_short |
Low-voltage low-power CMOS flip-flops |
| title_full |
Low-voltage low-power CMOS flip-flops |
| title_fullStr |
Low-voltage low-power CMOS flip-flops |
| title_full_unstemmed |
Low-voltage low-power CMOS flip-flops |
| title_sort |
low-voltage low-power cmos flip-flops |
| publishDate |
2011 |
| url |
https://hdl.handle.net/10356/46774 |
| _version_ |
1772825930573545472 |