Ultra low power cmos phase-locked loop frequency synthesizers

With the increasing demand for low cost and high integration of wireless transceiver building blocks, the low-power performance is a great concern for radio-frequency integrated circuit (RFIC) designers. Intensive effort has been made to develop RF integrated circuits and systems in the gigahertz ra...

Full description

Saved in:
Bibliographic Details
Main Author: Vamshi Krishna Manthena
Other Authors: Do Manh Anh
Format: Theses and Dissertations
Language:English
Published: 2012
Subjects:
Online Access:https://hdl.handle.net/10356/48176
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-48176
record_format dspace
spelling sg-ntu-dr.10356-481762023-07-04T17:08:39Z Ultra low power cmos phase-locked loop frequency synthesizers Vamshi Krishna Manthena Do Manh Anh School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits With the increasing demand for low cost and high integration of wireless transceiver building blocks, the low-power performance is a great concern for radio-frequency integrated circuit (RFIC) designers. Intensive effort has been made to develop RF integrated circuits and systems in the gigahertz range using the low-cost CMOS process. The commonly used frequency synthesizer based on the phase-locked loop (PLL) is an important building block of the transceiver. The frequency synthesizer, which performs the main role of carrier generation for the down-conversion/up-conversion operations, is a major and critical block of a wireless transceiver because it operates at high frequency and consumes a very large portion of the total power consumption in the transceiver. The performance in power consumption and channel selection of frequency synthesizer are limited by the two most important building blocks, namely the voltage-controlled oscillator (VCO) and the high frequency divider. The objective of this research work is to design the critical blocks for the frequency synthesizer with low power consumption. In this thesis, we have carried a detailed analysis on the speed and power consumption of the digital dividers and developed low power prescalers based on the dynamic logic. A CMOS fully programmable 1 MHz resolution divider for Zigbee and IEEE 802.15.4 applications is implemented based on pulse-swallow topology which uses the proposed ultra-low power 2/3 prescaler, low power 47/48 prescaler and a reloadable D flip-flop for the counters. A detailed design of wide-band 2/3 prescaler based on dynamic logic is presented which is suitable for IEEE 802.11 a/b/g applications and also verified in the design of fully programmable Multi-band divider which provides flexible resolution. DOCTOR OF PHILOSOPHY (EEE) 2012-03-27T03:21:12Z 2012-03-27T03:21:12Z 2011 2011 Thesis Manthena, V. K. (2011). Ultra low power cmos phase-locked loop frequency synthesizers. Doctoral thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/48176 10.32657/10356/48176 en 263 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Vamshi Krishna Manthena
Ultra low power cmos phase-locked loop frequency synthesizers
description With the increasing demand for low cost and high integration of wireless transceiver building blocks, the low-power performance is a great concern for radio-frequency integrated circuit (RFIC) designers. Intensive effort has been made to develop RF integrated circuits and systems in the gigahertz range using the low-cost CMOS process. The commonly used frequency synthesizer based on the phase-locked loop (PLL) is an important building block of the transceiver. The frequency synthesizer, which performs the main role of carrier generation for the down-conversion/up-conversion operations, is a major and critical block of a wireless transceiver because it operates at high frequency and consumes a very large portion of the total power consumption in the transceiver. The performance in power consumption and channel selection of frequency synthesizer are limited by the two most important building blocks, namely the voltage-controlled oscillator (VCO) and the high frequency divider. The objective of this research work is to design the critical blocks for the frequency synthesizer with low power consumption. In this thesis, we have carried a detailed analysis on the speed and power consumption of the digital dividers and developed low power prescalers based on the dynamic logic. A CMOS fully programmable 1 MHz resolution divider for Zigbee and IEEE 802.15.4 applications is implemented based on pulse-swallow topology which uses the proposed ultra-low power 2/3 prescaler, low power 47/48 prescaler and a reloadable D flip-flop for the counters. A detailed design of wide-band 2/3 prescaler based on dynamic logic is presented which is suitable for IEEE 802.11 a/b/g applications and also verified in the design of fully programmable Multi-band divider which provides flexible resolution.
author2 Do Manh Anh
author_facet Do Manh Anh
Vamshi Krishna Manthena
format Theses and Dissertations
author Vamshi Krishna Manthena
author_sort Vamshi Krishna Manthena
title Ultra low power cmos phase-locked loop frequency synthesizers
title_short Ultra low power cmos phase-locked loop frequency synthesizers
title_full Ultra low power cmos phase-locked loop frequency synthesizers
title_fullStr Ultra low power cmos phase-locked loop frequency synthesizers
title_full_unstemmed Ultra low power cmos phase-locked loop frequency synthesizers
title_sort ultra low power cmos phase-locked loop frequency synthesizers
publishDate 2012
url https://hdl.handle.net/10356/48176
_version_ 1772826265548488704